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Multisite efficiency (MSE) determines the effectiveness of improving multisite 
testing throughput, which ultimately affects the cost of tests. As indicated by 
International Technology Roadmap for Semiconductors 2.0 2015 Edition a 
decrease of the MSE relative to the test site increment has a negative effect on 
the testing throughput improvement. However, calculating the MSE accurately 
needs to consider all related variables such as test time, unit indexing time, tray 
exchange sequence time, testing yield, jam rate, and production capacity. The 
MSE equations identified from the previous literature are inaccurate and do not 
reflect the actual MSE situation. This study develops an equation which 
incorporates all the relevant variables for better prediction of testing throughput 
and the cost of test. 
Keywords: Concurrent test, Cost of test, Multisite efficiency, Multisite testing, 
Parallel test..  
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1. Introduction 
The semiconductor cost of manufacturing is crucial because the average selling 
price (ASP) of semiconductor chips continues to decrease. Over a 10-year period, 
the ASP had decreased by 36% [1] as shown in Fig. 1. 
 
Fig. 1. PPI industry data for semiconductors  
and related devices (Adapted from [1]). 
Effort has been exerted to overcome issues in the cost of manufacturing, which 
include assembly and test equipment cost, which are predicted equal [2] as 
illustrated in Fig. 2. Assembly equipment costs have been reduced but the test 
equipment cost is predicted to increase relatively with the increment of transistors 
per chips [3-5], which requires longer testing processing time and hardware 
resources. To overcome this problem, the industry has introduced multisite testing 
approaches for parallel testing of multiple chips.  
 
Fig. 2. Semiconductor total test equipment cost versus  
total assembly equipment cost (Adapted from [2]). 
The main goal of multisite testing is to ensure that the testing throughput 
increases by adding test sites. However, as predicted by [2, 6, 7], the testing 
throughput of multisite testing depends on the multisite efficiency (MSE), as shown 
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in Fig. 3. If the increment of the test site causes the inefficiency of the test 
equipment to produce throughput, then the multisite testing will not be able to 
improve the throughput as expected. In this case, the inefficiency of the MSE 
cannot reduce the cost of the test but may be more expensive than the lower test 
site configuration, where the cost of the test involves three main investments: tester, 
test handler, and test accessories [2]. Therefore, the MSE needs to sustain the 
acceptable performance relative to the test site increment to improve the testing 
throughput. Thus, the cost of the test can be reduced, where per unit cost (average 
cost) is equal to total cost over total output [8, 9]. 
 
Fig. 3. Effect of multisite efficiency on testing throughput 
relatively with the number of test site (Adapted from [2]). 
However, all the previous MSE studies consider the testing time, number of test 
sites, and unit indexing time as the variables to calculate the MSE [10-16]. The 
same equation is used by [2], where it is inaccurate because the MSE is also affected 
by other variables shown in Table 1. The testing process flow in Fig. 4 shows that 
before the semiconductor chips are tested, they need to be transferred from the input 
carrier, such as JeDex tray to the test site, which involves multiple variables 
included the tray exchange frequency, which is affected by the tray matrix. The 
transfer process is measured by the stability of the task, which is the jam rate. In 
addition, the different test site configurations affect the testing yield due to the 
contact positioning accuracy and electrical resistance [17]. The equipment 
utilization affects the cost because the increment of the production capacity requires 
additional test equipment where the utilization percentage varies [10]. Therefore, 
calculating the MSE with all the related variables is important to determine the 
actual situation instead of only the test and unit indexing times. This study takes 
the initiative to develop the equation, which includes all the multisite testing 
variables so that the accurate value can be obtained. This development is important 
for the cost of test study and test equipment selection process in the future. 
2. Development of New Multisite Efficiency Equation 
As discussed, the current multisite efficiency (MSE) equation only considers the 
unit indexing time, number of test site, and testing time, which is inaccurate. The 
reason is that other important variables are identified from the literature, and 
equipment technical specifications, which affect the MSE, are also needed to ensure 
the accuracy of the MSE calculation. Three types of equations are discussed in the 
following section. The MSE-related variables are presented in Table 1. 
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Table 1. Multisite efficiency variables. 
Reference Multisite efficiency variables 
[8, 18] Number of test sites  
[8, 11] Single site unit indexing time 
[8, 19] Multisite unit indexing time 
[2, 11] Single site test time 
[2, 10] Multisite test time 
[19] Tray indexing time 
[20] Wafer/strip indexing time 
[2, 10] Equipment utilization 
[11, 17, 18] Testing yield 
[11]  Jam rate 
The MSE equation identified from previous literature included the International 
Technology Roadmap for Semiconductors and is expressed as Eq. (1): 
𝑀𝑀𝑀𝑀𝑀𝑀 = 1 − 𝑇𝑇𝑁𝑁−𝑇𝑇1
(𝑁𝑁−1)𝑇𝑇1
                                                                                     (1) 
where the multisite test time (TN), single site test time (T1), and number of test sites 
(N) are considered in the equation. However, the MSE is also influenced by other 
variables as shown in Table 1. Therefore, the equation should be improved to 
predict the MSE accurately. The variables that should be included in the MSE are 
the following as shown in Fig. 4 which is the process flow of the pick and place 
handler testing as explained below: 
i. The input pick arm collects the chips from the input tray and transfers them to 
the input shuttle. 
ii. The test arm takes the chips from the input shuttle and punches them into the 
test contactor to begin the testing. 
iii. The tested chips are replaced with new ones and are then transferred to the 
output shuttle. 
iv. The chips are sorted by the output sorting pick arm into the good tray for the 
tested good chips and the rejected tray for the tested bad chips. 
This process flow shows that the MSE is affected not only by the test time but 
also by other variables as follows: 
 
Fig. 4. Flowchart of testing process: pick and place handler. 
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2.1.  Unit indexing time 
The unit indexing time is an important variable where the unit indexing time is the 
time spent to replace the tested chips with the new chips. The multisite unit 
indexing time and single site unit indexing time need to be part of the equation to 
compare the multisite and the single site. 
2.2.  Testing yield 
The testing yield is the percentage of tested good chips over the total number of 
incoming chips. The multisite testing yield is an important variable to determine 
the MSE to ensure when the test equipment is capable of handling the multiple 
chips without compromising the positioning accuracy [17]. In addition, the 
electrical resistance of different test sites affects the testing accuracy, which 
ultimately contributes to the testing yield [17]. 
2.3.  Jam rate 
Jam rate is the variable that measures the stability of the equipment to perform the 
task. For the multisite testing, understanding how the number of test sites affects 
the jam rate is important to ensure that the test equipment can handle the parallel 
testing effectively [11, 20], where instability causes the increment of the jam rate, 
which then reduces the MSE. 
2.4.  Tray matrix and tray exchange frequency 
The tray matrix determines how many chips are carried by the tray. The higher the 
tray matrix, the lower the tray exchange frequency. The tray exchange frequency is 
also affected by the test site increment such that when more chips are tested in 
parallel, the tray exchange frequency also increases because the chips on a tray are 
completely tested faster than the lower test site configuration. Therefore, the tray 
exchange frequency is also an important variable that affects the MSE [12]. 
Therefore, the MSE equation needs to include all the variables as indicated. A 
detailed discussion of the MSE equation development is as follows. 
As shown in Eq. (1), the MSE is calculated by dividing the test time delta 
between Tms and T1 over the total testing time for the test site delta between the 
single site and multisite (N-1). To develop the new MSE equation, which includes 
the testing yield, unit indexing time, tray exchange time and frequency and jam 
rate, need to incorporate the delta of testing yield between single site and multisite, 
the delta of unit indexing time between single site and multisite, the delta of jam 
rate between the single site and multisite and the delta of tray exchange frequency 
and time between the single site and multisite into Eq. (1) 
The incorporated unit indexing time is shown as follows: 
𝑀𝑀𝑀𝑀𝑀𝑀 = 1 − (𝑇𝑇𝑁𝑁+𝐼𝐼𝑁𝑁)−(𝑇𝑇1+𝐼𝐼1)
(𝑁𝑁−1) 𝑋𝑋 (𝑇𝑇1+𝐼𝐼1)
                                                                                   (2) 
where IN is the multisite unit indexing time and I1 is the single site unit indexing 
time. Second, to incorporate the jam rate and tray exchange frequency and time, 
the per-chip time increase affected by the jam rate and tray exchange frequency 
needs to be derived as follows: 
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To derive it, first the equation of maximum testing throughput for multisite 
(MTTMS) and single sites (MTTSS) are derived as Eqs. (3) and (4): 
𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀 = 3600 𝑋𝑋 𝑁𝑁
𝑇𝑇𝑚𝑚𝑚𝑚+𝐼𝐼𝑚𝑚𝑚𝑚
                                                                                     (3) 
𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀 = 3600
𝑇𝑇1+𝐼𝐼1
                                                                                             (4) 
where 3600 is the total second in one hour, Tms is the multisite test time, Ims is the 
multisite unit indexing time, T1 is the single site test time, I1 is the single site unit 
indexing time, and N is the number of test sites where single site N is equal to 1. 
Second, the tray exchange frequency and jam rate need to be derived to 
calculate the extra time per chip on top of the test time and unit indexing time. The 





�𝑋𝑋 𝑀𝑀𝑇𝑇𝑀𝑀𝑇𝑇𝑇𝑇𝑇𝑇                                                                                     (5) 
where N is the number of test sites (single site N is equal to 1), Tms and Ims is the 
multisite test time and unit indexing time (single site replaced with T1 and I1). The 
tray is a carrier upon which the semiconductor’s chip rests. The tray matrix is the 
layout for carrying several chips on a tray, (see Fig. 5 for an example). TITime is 
the tray indexing time, which is the time spent by the test handler to replace the 
empty tray with the new fully loaded tray. 
 
Fig. 5. Tray matrix. 
To determine the extra time per chip needed for the tray exchange frequency 







                                                                      (6) 
where the total tray exchange frequency time in one hour (TEH) is divided by the 
maximum testing throughput per hour to obtain the extra time per chip, which is 
affected by the tray exchange frequency. (Note: For the single site, the Tms, Ims, and 
MTTMS are replaced with T1, I1, and MTTSS.) 
Third, the derivation of the jam rate also needs to be obtained, as shown in Eq. (7): 
𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑇𝑇 = 𝐴𝐴𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀 𝑋𝑋 𝑁𝑁𝑁𝑁 𝑁𝑁𝑜𝑜 𝐽𝐽𝐽𝐽𝑇𝑇 𝑝𝑝𝑇𝑇𝑝𝑝 ℎ𝑁𝑁𝑜𝑜𝑝𝑝                                                       (7) 
where MTTRH is the mean time to resolve in one hour, AMTTR is the average mean 
time to resolve and is multiplied by the total number of jams in one hour. Similar 
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to the tray exchange frequency, the extra time spent by a chip with the jam rate is 
determined as shown in Eq. (8): 
𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑚𝑚𝑚𝑚  =
𝐴𝐴𝑀𝑀𝑇𝑇𝑇𝑇𝑀𝑀 𝑋𝑋 𝑁𝑁𝑁𝑁 𝑁𝑁𝑜𝑜 𝐽𝐽𝑇𝑇𝑚𝑚 𝑝𝑝𝑇𝑇𝑇𝑇 ℎ𝑁𝑁𝑜𝑜𝑇𝑇
𝑀𝑀𝑇𝑇𝑇𝑇𝑀𝑀𝑀𝑀
                                                            (8) 
where MTTRMS is the extra time spent by a chip with the jam rate for multisite 
configuration and is derived by using MTTRH divided by MTTMS. (Note: For the 
single site, MTTMS is replaced with MTTSS.)  
Finally, the MSE equation with the variables such as test time, unit indexing 
time, tray exchange frequency, yield, and jam rate is derived as shown in Eq. (9): 
𝑀𝑀𝑀𝑀𝑀𝑀 = 1 −




                                (9) 
where the processing time delta between the multisite versus single site are 
compared. The test processing time includes test time (t), unit indexing time (i), 
tray exchange frequency (UTE), and jam rate (MTTR). The test processing time is 
divided by testing yield, as shown in Eq. (9). When the testing yield is equal to 100 
percent, the testing processing time is optimized. However, when the testing yield 
is declined, the test processing time for good chips increases because of the 
decrease in the number of good chips produced. 
3. Development of New Testing Throughput Equation 
To develop the new testing throughput equation, we need to understand first the 
relationship between the MSE and testing throughput. The testing throughput 




 𝑋𝑋 𝑀𝑀𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇 𝑌𝑌𝑇𝑇𝑇𝑇𝑌𝑌𝑌𝑌                                                                 (10) 
where UPHms is the unit per hour for multisite, N is the number of sites, Tms is the 
multisite test time, and Ims is the multisite unit indexing time. For the testing 




 𝑋𝑋 𝑀𝑀𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇𝑇 𝑌𝑌𝑇𝑇𝑇𝑇𝑌𝑌𝑌𝑌                                                                      (11) 
To incorporate the MSE into Eq. (11), first we need to understand the 
relationship of MSE with UPHms, as shown in Fig. 6. Furthermore, we derive the 
following as shown in Eq. (12): 
𝑀𝑀𝑀𝑀𝑀𝑀 = 1 −
��𝑇𝑇𝑚𝑚𝑚𝑚+𝐼𝐼𝑚𝑚𝑚𝑚+𝑈𝑈𝑇𝑇𝐸𝐸𝑚𝑚𝑚𝑚+𝑀𝑀𝑇𝑇𝑇𝑇𝑅𝑅𝑚𝑚𝑚𝑚 𝑀𝑀𝑀𝑀 𝑌𝑌𝑀𝑀𝑌𝑌𝑌𝑌𝑌𝑌 �−(𝑇𝑇1+𝐼𝐼1+𝑈𝑈𝑇𝑇𝐸𝐸𝑚𝑚𝑚𝑚+𝑀𝑀𝑇𝑇𝑇𝑇𝑀𝑀𝑚𝑚𝑚𝑚)�
(𝑁𝑁−1)𝑋𝑋(𝑇𝑇1+𝐼𝐼1+𝑈𝑈𝑇𝑇𝐸𝐸𝑚𝑚𝑚𝑚+𝑀𝑀𝑇𝑇𝑇𝑇𝑀𝑀𝑚𝑚𝑚𝑚)
                                   
Fig. 6. Relationship between Tms and Tms with MSE. 
The step-by-step derivation of the MSE with UPH relationship is shown in Eqs. 
(12), (13), and (14), where the sum of Tms, Ims, UTEms, and MTTRms in Eq. (11) is 
replaced with the MSE relation as shown in (13), which is then derived as Eq. (14). 
The testing yield in Eq. (14) is cancelled and the final UPHms equation is derived 
in Eq. (15): 
��𝑇𝑇𝑚𝑚𝑚𝑚+𝑇𝑇𝑚𝑚𝑚𝑚+𝑈𝑈𝑇𝑇𝐸𝐸𝑚𝑚𝑚𝑚+𝑀𝑀𝑇𝑇𝑇𝑇𝑅𝑅𝑚𝑚𝑚𝑚 𝑀𝑀𝑀𝑀 𝑌𝑌𝑀𝑀𝑌𝑌𝑌𝑌𝑌𝑌 �−(𝑇𝑇1+𝐼𝐼1+𝑈𝑈𝑇𝑇𝐸𝐸𝑚𝑚𝑚𝑚+𝑀𝑀𝑇𝑇𝑇𝑇𝑀𝑀𝑚𝑚𝑚𝑚)�
(𝑁𝑁−1)𝑋𝑋(𝑇𝑇1+𝐼𝐼1+𝑈𝑈𝑇𝑇𝐸𝐸𝑚𝑚𝑚𝑚+𝑀𝑀𝑇𝑇𝑇𝑇𝑀𝑀𝑚𝑚𝑚𝑚)
= 1 −𝑀𝑀𝑀𝑀𝑀𝑀,                                 (12) 
𝑀𝑀𝑚𝑚𝑚𝑚 + 𝑇𝑇𝑚𝑚𝑚𝑚 + 𝑈𝑈𝑀𝑀𝑀𝑀𝑚𝑚𝑚𝑚 + 𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑚𝑚𝑚𝑚 = (1 −𝑀𝑀𝑀𝑀𝑀𝑀)𝑋𝑋(𝑁𝑁 − 1)𝑋𝑋(𝑀𝑀1 + 𝑇𝑇1 + 𝑈𝑈𝑀𝑀𝑀𝑀𝑚𝑚𝑚𝑚 +
𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑚𝑚𝑚𝑚) + (𝑀𝑀1 + 𝑇𝑇1 + 𝑈𝑈𝑀𝑀𝑀𝑀𝑚𝑚𝑚𝑚 + 𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑀𝑚𝑚𝑚𝑚) 𝑋𝑋 𝑀𝑀𝑀𝑀𝑌𝑌𝑇𝑇𝑇𝑇𝑌𝑌𝑌𝑌,                                      (13) 
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                    (15) 
Lastly, the cost of test equation to be derived through the economic average cost 
theory is shown in Eq. (16) [9]: 
𝐴𝐴𝐴𝐴𝑇𝑇𝑝𝑝𝐽𝐽𝑇𝑇𝑇𝑇 𝐶𝐶𝑁𝑁𝑇𝑇𝑇𝑇 = 𝑇𝑇𝑁𝑁𝑀𝑀𝑇𝑇𝑌𝑌 𝐶𝐶𝑁𝑁𝑚𝑚𝑀𝑀
𝑂𝑂𝑜𝑜𝑀𝑀𝑝𝑝𝑜𝑜𝑀𝑀
                                                                                    (16) 
The total cost identified from [8, 18] is shown in Eq. (17): 
𝑀𝑀𝑁𝑁𝑇𝑇𝐽𝐽𝑌𝑌 𝐶𝐶𝑁𝑁𝑇𝑇𝑇𝑇𝑀𝑀𝑁𝑁𝑀𝑀𝑀𝑀ℎ = 𝐷𝐷𝑇𝑇𝑝𝑝 + 𝐷𝐷𝐷𝐷 + 𝑂𝑂𝑇𝑇                                                                                   (17) 
where Dep is equipment depreciation cost; DL is direct labor cost; OH is overhead 
cost, which includes indirect labor, facility, floor space, maintenance, and test 




                                                                                    (18) 
where 729.6 is the hour per month and U is the equipment utilization percentage. The 
total cost per hour, which considers the production capacity, is derived in Eq. (19): 
𝑀𝑀𝑁𝑁𝑇𝑇𝐽𝐽𝑌𝑌 𝐶𝐶𝑁𝑁𝑇𝑇𝑇𝑇ℎ𝑁𝑁𝑜𝑜𝑇𝑇𝐶𝐶 = �
𝐷𝐷𝑇𝑇𝑝𝑝+𝐷𝐷𝐷𝐷+𝑂𝑂𝑂𝑂
729.6 𝑋𝑋 𝐴𝐴𝑈𝑈
 �  𝑋𝑋 𝑁𝑁𝑂𝑂𝑀𝑀𝑀𝑀                                                                     (19) 
where AU is the actual utility percentage based on the required production capacity 
derived in Eq. (20): 
𝐴𝐴𝑈𝑈 = 𝑈𝑈
𝑁𝑁𝑂𝑂𝑇𝑇𝐸𝐸
                                                                                                            (20) 
where U is the utilization percentage and NOTE is the number of test equipment 
based on the production capacity. The U is derived in Eq. (21): 
𝑈𝑈 = 𝑃𝑃𝑇𝑇𝑁𝑁𝑌𝑌𝑜𝑜𝑃𝑃𝑀𝑀𝑀𝑀𝑁𝑁𝑀𝑀 𝐶𝐶𝑇𝑇𝑝𝑝𝑇𝑇𝑃𝑃𝑀𝑀𝑀𝑀𝑇𝑇
𝑀𝑀𝑇𝑇𝑇𝑇𝑀𝑀𝑀𝑀
                                                                                                     (21) 
where the production capacity is divided by MTTMS, which is the maximum 
throughput that can be produced by the test equipment, as derived in Eq. (3). When 
the production capacity is equal to MTTMS, the test equipment is 100 percent 
utilized. When the production capacity is greater than the MTTMS, additional test 
equipment is required where the NOTE is equal to two. Furthermore, when the AU 
is over 200 percent utilized, the NOTE is equal to three, and so on. 
𝐶𝐶𝑁𝑁𝑇𝑇𝑇𝑇 𝑁𝑁𝑜𝑜 𝑀𝑀𝑇𝑇𝑇𝑇𝑇𝑇 =
�𝐷𝐷𝑌𝑌𝐷𝐷+𝐷𝐷𝐷𝐷+𝑂𝑂𝑂𝑂729.6 𝑋𝑋 𝐴𝐴𝑈𝑈  �
� 3600 𝑋𝑋 𝑁𝑁(1−𝑀𝑀𝑀𝑀𝐸𝐸)𝑋𝑋(𝑁𝑁−1)𝑋𝑋(𝑇𝑇1+𝐼𝐼1+𝑈𝑈𝑇𝑇𝐸𝐸𝑚𝑚𝑚𝑚+𝑀𝑀𝑇𝑇𝑇𝑇𝑅𝑅𝑚𝑚𝑚𝑚)+(𝑇𝑇1+𝐼𝐼1+𝑈𝑈𝑇𝑇𝐸𝐸𝑚𝑚𝑚𝑚+𝑀𝑀𝑇𝑇𝑇𝑇𝑅𝑅𝑚𝑚𝑚𝑚)
�
﷧   𝑋𝑋 𝑁𝑁𝑂𝑂𝑀𝑀𝑀𝑀                    (22) 
The cost of test equation, which considers MSE and AU, is derived from the 
average cost in Eq. (16) as shown in Eq. (22). 
Furthermore, the Dep is the Equipment depreciation cost derived as Eq. (23) [8, 21]: 
𝐷𝐷𝑇𝑇𝑝𝑝 = 𝐶𝐶𝑀𝑀𝑌𝑌𝑚𝑚𝑀𝑀𝑌𝑌𝑇𝑇+𝐶𝐶ℎ𝑇𝑇𝑎𝑎𝑌𝑌𝑌𝑌𝑌𝑌𝑇𝑇
𝑁𝑁𝑐𝑐𝑇𝑇𝑐𝑐𝑌𝑌𝑌𝑌𝑋𝑋12
                                                                                            (23) 
where Ctester is the cost of tester, Chandler is the cost of handler, and Ncycle is the test 
handler and tester life cycle (typically using five years as the standard). 
DL is the direct labor cost, which consists of the operator’s and technician’s 
wages as shown in Eq. (24) [21]. 
𝐷𝐷𝐷𝐷 = �𝑊𝑊𝑁𝑁𝑝𝑝𝑇𝑇𝑇𝑇 + 𝑊𝑊𝑀𝑀𝑇𝑇𝑃𝑃ℎ�𝑋𝑋3                                                                                           (24) 
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where Woper is the monthly wage of the operator and Wtech is the monthly wage of 
the technician. The total wages are multiplied by three due to three rotation shifts 
per day. The technician wages can be further derived as Eq. (25) because the 






 ,                                                                                      (25) 
where Gannual is the gross annual salary, Hparticipate represents the hours a technician 
participates in equipment troubleshooting per shift (eight hours). The Hparticipate is 
equal to MTTR, which means that the stability of the test equipment affects the Wtech 
because the cost increases if a technician needs to spend additional time to recover 
the equipment. Thus, a firm needs to increase the technician headcount, which will 
affect the overall operation cost. 
Lastly, OH variables are discuss as follow:  
3.1.  Facility costs 
The facility costs denote the utility costs of the test equipment and compressed air 
as derived in Eq. (26) [12]. 
𝑈𝑈𝑇𝑇𝑇𝑇𝑌𝑌𝑇𝑇𝑇𝑇𝑈𝑈 = 𝑈𝑈𝑇𝑇𝑇𝑇𝑀𝑀𝑀𝑀𝑀𝑀𝑟𝑟  𝑋𝑋 730 𝑋𝑋 𝑀𝑀𝑇𝑇𝑇𝑇𝑀𝑀𝑇𝑇 + 𝐶𝐶𝐷𝐷𝐴𝐴𝑃𝑃𝑁𝑁𝑚𝑚𝑀𝑀                                                             (26) 
where Prating is the total power rating of the tester and test handler in kilowatts, Erate 
is the electricity rate per kWh, and CDAcost is the compressed air cost consumed by 
the test handler. 
3.2.  Management cost 
The management cost (MGC) is the monthly wage for indirect labor, including that 
of the manager, engineer, and supervisor [8, 21]. The monthly MGC is calculated 
as shown in Eq. (27): 
𝑀𝑀𝑀𝑀𝐶𝐶 = 𝑊𝑊𝑀𝑀𝑟𝑟𝑇𝑇 . +𝑊𝑊𝑚𝑚𝑜𝑜𝑝𝑝. +𝑊𝑊𝐸𝐸𝑀𝑀𝑟𝑟𝑇𝑇 .,                                                                 (27) 
where WMgr. is the wage for the manager, Wsup. is the wage for the production 
supervisor, and WEngr. is the wage for the engineer. 
3.3.  Floor space cost (FSC) 
Floor space cost is the food print, or the area cost occupied by the test equipment. 
The bigger the test equipment is, the higher the FSC. The FSC is derived by Eq. 
(28) [8]: 
𝐹𝐹𝑀𝑀𝐶𝐶 = 𝑈𝑈𝑝𝑝𝑇𝑇𝑃𝑃𝑇𝑇 𝑝𝑝𝑇𝑇𝑝𝑝 𝑇𝑇𝑠𝑠. 𝑜𝑜𝑇𝑇.𝑋𝑋 𝑀𝑀𝑀𝑀𝐹𝐹𝑈𝑈                                                                  (28) 
where the FSC is calculated by multiplying the price per sq. ft. with the test 
equipment footprint. 
3.4.  Maintenance cost 
Maintenance cost (MC) is the cost spent in one month to maintain the test 
equipment, such as wear-and-tear part replacement, consumable part cost, electrical 
cost, and mechanical hard down repair cost [8]. The maintenance cost is expressed 
by Eq. (29) [21]. 
𝑀𝑀𝐶𝐶 = 𝐷𝐷𝑇𝑇𝑝𝑝 𝑋𝑋 𝐷𝐷% ,                                                                                      (29) 
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where the MC is calculated by multiplying the Dep with the downtime percentage 
(D%) to obtain the annual MC. The monthly MC is further divided into twelve 
months. The hourly MC is ascertained by dividing the monthly counterpart by 
729.6, which is the total hours in a month. 
3.5.  Test interface cost 
The test interface cost includes the test contactor and load board costs for the final 
testing. Conversely, the interface cost for the wafer test prober involves the probe 
card cost. The test interface cost is determined by a multisite configuration for 
which a higher test site entails higher cost [8]. This situation arises because 
increasing the test sites will also increase the number of test contactors. The load 
board fabrication cost will also rise because of the complex printed circuit board 
design and the number of electronics components involved. 
4. Conclusion 
The MSE equation, which considers all the relevant variables, namely, test time, 
unit indexing time, tray exchange frequency time, jam rate, and testing yield, has 
been developed. In addition, the relationship of MSE with the testing throughput is 
also derived, which is integrated into the cost of test equation. This equation 
considers the actual equipment utilization based on the required production 
capacity and NOTE so that the cost of test can be calculated when the production 
capacity changes. This approach is important for the firm to estimate the accurate 
cost of test according to the production capacity instead of simply calculating the 
MSE, testing throughput, and cost of test based only on the test time, which aims 
to reflect the actual situation. This study contributes to the body of knowledge in 
MSE, testing throughput, and cost of test for semiconductor test manufacturing 
firms and is expected to be a useful guideline in the equipment selection process 
and ultimately in profit and loss management. 
5. Future Research 
In the future, researchers can validate the equations by comparing the predicted 
value versus the actual testing throughput to determine the Robust Quality Index 
(RQI) so that the accuracy of the predictions can be ensured. ROI determines the 
robustness of data and process quality; the higher RQI is, the better the situation is 
[22] and the different between the predicted value versus the actual value must be 
less than 30% to confirmed condition is highly reproducible [23]. In addition, the 
equation can be used to optimize the multisite testing throughput with Taguchi 
Robust Parameter design which is an engineering optimization strategy ideally used 
for the development of new technologies in product and process design [24]. 
Finally, the method to calculate the maintenance cost based on the equipment 
mean time to failure can be further derived into the equation for the long-term 
determination of multisite technology return on investment. 
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